Diagrammi a blocchi, Ms ta r s 6, 3d formatter b/d – LG 47LD950 Manuale d'uso

Pagina 125

Advertising
background image

Copyright ©2010 LG Electronics Inc. All rights reserved.

Diagrammi a blocchi

RG

B

COM

P

ON

E

N

T

COM

P

ON

E

N

T

F-

S

C

A

R

T

AV

3

B

U

F

_

T

S

_

C

L

K

/E

R

R

/S

Y

N

/D

AT

A[0]

AV

_

C

V

B

S

_

IN

DD

R

2

S

D

R

A

M

(1

G

b

)

IC

3

0

0

NA

N

D

F

la

s

h

HY

N

IX

IC

102

US

B
US

B

Di

g

it

a

l am

p

(N

T

P

3100L

)

IC

7

0

1

COM

P

_

Y

/P

b

/P

r

SC

1

_

C

V

B

S

_

IN

SC

2

_

C

V

B

S

_

I

N

I2

S

DS

U

B

_

R

/G/

B

Tu ner

( TDFW-G235 D1 )

TU10 00

74LVC541A

Buffer
I C502

CI Slot

( P5 00 )

74LCX244

Buff er
I C501

P

C

M_

A[

0

:7]

FE

_

V

MA

IN

P

C

M

_

A

[

0:

7]

SD

D

R

_

D

[

0

:1

5

]

DD

R

2

S

D

R

A

M

(512M

b

)

IC

3

0

1

T

D

D

R

_

D

[

0

:15]

SD

D

R

_

A

[

0

:1

2

]

Ms

ta

r

S

6

L

G

E

3369A

(D

V

IX

)

(I

C

1

00)

M

P

6211D

H

US

B

P

o

w

e

r

IC4

0

2

US

B

P

o

w

e

r

FE

_

T

S

_

D

A

T

A

[

0

:7

]

->

C

I_

M

D

I[

0

:7

]

H-S

C

A

R

T

H-S

C

A

R

T

SC

1

_

R

/G

/B

S

C

1/

2_

L

/R

_

IN

, F

E

_

A

M

_

A

U

D

IO

,

A

V

_

L

/R

_I

N

, C

O

M

P

_L

/R

_

IN

, P

C

_

L

/R

_I

N

FE

_

V

O

U

T

D

T

V/

M

N

T

_

VO

U

T

TD

D

R

_

A

[

0

:1

2

]

T

P

A

6

110A

IC

700

He

a

d

Ph

o

n

e

R

S

-232C

M

A

X

3232

C

D

R

IC

403

SPD

IF

SP

D

IF

_

O

U

T

DS

U

B

_

H

/V

S

Y

N

C

HP

_

L

/R

O

U

T

L/

R

CI

_

T

S

_

D

A

T

A

[

0

:7]

P

C

M

_

D

[

0:

7

]-

>

C

I_

D

A

T

A

[

0:

7]

CI

_

A

DD

R

[

0

:7

]

AU

D

IO

I

N

RG

B

_

T

X

/R

X

H

P

D

1

/2

/3

/4

,

HDM

I_

C

E

C

H

D

M

I1

/2

/3

T

M

DS

[0

:7

] (

D

at

a,

C

lo

c

k

(+

/-

))

US

B

_

D

M

/D

P

EE

P

R

O

M

AT

2

4

C

5

1

2

(I

C

1

0

5

)

EEP

R

O

M

A

T

24C

512

(H

D

C

P

)I

C

1

0

7

I2

C

LV

D

S

(

1

0

b

it

)

S

e

ri

al

F

las

h

IC

1

0

4

Fo

r T

ri

to

n

S

e

ri

al

F

las

h

IC

103

Fo

r B

o

o

t

K

IA

7027

(I

C

1

0

1

)

Vo

lt

a

g

e

D

e

te

c

to

r

74L

X

1

G

14C

(I

C

108)

Sc

h

m

it

t Tr

ig

g

e

r

Reset

5V

_

H

D

M

I_

1/

2/

3/

4

HDM

I

1/

2/

3/

4

FR

C

LGE

7

3

2

9

A

IC9

0

0

4C

h

L

V

D

I2C, FPGA

Reset

S (

1

0

b

it

)

D

D

R2

S

D

RA

M

(5

1

2

M

b

)

IC

1001

D

D

R2

S

D

RA

M

(5

1

2

M

b

)

IC

1000

DD

R

_

A

_

D[

0

:1

5

]

D

D

R

_

B

_

D

[

16:

3

1]

D

D

R

_

A

_

A

[

0:

12]

DD

R

_

B

_

A

[

0

:1

2

]

HD

M

I

S

/W

(T

M

D

S

3

5

1

)

IC

6

0

3

H

D

M

I4

T

M

D

S

[

0

:7

]

(

D

a

ta

, C

lo

c

k (

+

/-

)

)

3D Formatter B/D

12 V

Advertising